

COMMUNICATIONS NETWORK

This invention relates to communications networks, and in particular to the transport of time division multiplex (TDM) traffic over an asynchronous network.

5 BACKGROUND OF THE INVENTION

Digital telecommunication systems are currently evolving from the so-called first generation of narrow band networks, which are primarily directed to the handling of voice and data traffic, to a new generation of broad band networks which can carry a full range of multimedia services. Within a typical narrow band network, traffic and control information are carried in 64 kbit/s bearer channels using time division multiplexing (TDM). Routing to establish communications channels between end users is determined by the network nodes each of which is provided with a set of routing tables so as to set up an optimum route for each communication. The new broad band networks however are asynchronous in nature and carry traffic in the form of packets of cells each of which incorporates a header containing information whereby the packet is routed by the asynchronous switching fabric. Thus, if narrow band network traffic is to be carried over a broad band network, there is a problem of interfacing the narrow band circuit switched environment with the broad band packet environment. Further, there are differences in signalling protocols between the two types of network, and there is thus a need for a mechanism for carrying the narrow band signalling traffic over the broad band network such that the narrow band signalling remains fully functional.

25 A great deal of narrow band, typically voice, traffic is transported via the synchronous digital hierarchy (SDH) or the equivalent North American SONTET protocol. Further legacy systems employ the plesiochronous digital hierarchy (PDH). In such systems, digitised traffic from a large number of users is packed into virtual containers which are multiplexed up into synchronous or

plesiochronous frames prior to transmission. The transmission is time division multiplex (TDM) based. There is thus a problem in adapting this synchronous or plesiochronous bulk traffic for transport over a cell-based asynchronous network, and re-adapting the transported traffic from the cell-based ATM back to the original TDM-based synchronous or plesiochronous transport. This is becoming an increasing problem in current TDM transmission systems which are moving towards higher orders of multiplexing and correspondingly higher bit rates in an attempt to improve traffic handling capacity.

- 10 At present, this problem is addressed by the use of a residual time stamp technique (RTS) such as that described in United States Patent No. 5,260,978. This technique provides a method and apparatus for recovering the timing signal of a constant bit rate input service signal at the destination node of a synchronous ATM telecommunication network. At the source node, a free-
 15 running P-bit counter counts cycles in a common network clock. At the end of every RTS period formed by N service clock cycles, the current count of the P-bit counter, defined as the RTS, is transmitted in the ATM adaptation layer. At the destination node, a pulse signal is derived in which the periods are determined by the number of network clock cycles represented by the received
 20 RTSs. This pulse signal is then multiplied in frequency by N to recover the source node service clock.

- Whilst this technique provides a solution to the problem, it introduces significant complexity at the adaptation interface between the
 25 synchronous/plesiochronous and ATM networks.

SUMMARY OF THE INVENTION

It is an object of the invention to provide an improved system and method for transporting narrow band traffic over a broad band network.

30

According to a first aspect of the invention there is provided a method of adaptation of a frame structure of time division multiplexed (TDM) channels into a group of complete ATM cells transmitted each TDM frame period, wherein

each byte of the TDM frame structure is mapped to a particular byte of a particular and identifiable cell of the group of cells.

5 According to a further aspect of the invention, there is provided an arrangement for adapting a frame structure of time division multiplexed channels into a group of ATM cells, which cells are transmitted in a time period corresponding to the frame period, wherein each byte of the frame structure is mapped to a corresponding byte of an identifiable cell of said group of cells.

10 According to another aspect of the invention, there is provided an arrangement for adapting frame based time division multiplexed traffic to asynchronous transfer mode transport, the arrangement comprising adaptation means for adaptation of a frame structure of time division multiplexed (TDM) channels into a group of complete ATM cells transmitted each TDM frame period. Each byte
15 of the TDM frame structure is mapped to a particular byte of a particular and identifiable cell of the group of ATM cells.

According to another aspect of the invention, there is provided an arrangement for adapting frame based time division multiplexed (TDM) traffic to
20 asynchronous transfer mode transport, the arrangement comprising a first TDM card incorporating a multiplexer/mapper coupled via a set of framers to a first adaptation function, an ATM adaptation card incorporating a second ATM adaptation function coupled to one or more data transfer elements, and a single ATM backplane providing a coupling between said first and second
25 adaptation functions.

According to a further aspect of the invention, there is provided a method of adapting synchronous time division multiplexed (TDM) traffic at an interface between a synchronous network in which the traffic is transported in frames
30 identified by corresponding pointers and labels and an asynchronous network in which the adapted traffic is transported in cells, the method comprising mapping said synchronous frames into primary multiplexed groups, mapping each said primary multiplexed group into traffic cells in a respective asynchronous virtual channel, and providing that virtual circuit with a

corresponding virtual channel indicator, and wherein said pointers and labels are mapped into one or more separate asynchronous cells for transport ahead of said traffic cells.

- 5 The technique allows physical separation of TDM interface functions from DSP voice processing and/or real ATM adaptation functions and interconnection across a generalised ATM-based backplane typically provided on a mainly ATM equipment. This separation is particularly beneficial for higher traffic capacities, e.g. STM-1 or greater.

10

BRIEF DESCRIPTION OF THE DRAWINGS

An embodiment of the invention will now be described with reference to the accompanying drawings in which:-

- 15 Figure 1 is a general schematic view of a synchronous network interfaced with an asynchronous network;

Figure 2 shows in schematic form a TDM/AAL protocol reference model for use in the network arrangement of figure 1;

20

Figure 3 illustrates an adaptation interface according to a preferred embodiment of the invention;

- 25 Figure 4 illustrates the context of the TDM AAL in the various transport signal layers in the network arrangement of figure 1;

Figure 5 illustrate a process of byte synchronisation employed in the network arrangement of figure 1;

- 30 Figure 6 illustrate the multiplexing of primary multiplex groups (PMG) into a secondary multiplex signal (SMS);

Figure 7 shows the format of offset pointers; and

Figures 8 to 11 illustrate procedures for the adaptation of multiplex groups.

DESCRIPTION OF PREFERRED EMBODIMENT

5 Referring first to figure 1, this illustrates in schematic form a network arrangement in which synchronous networks 11 are interfaced with an asynchronous (ATM) network 12 via respective interfaces 13, the latter performing adaptation of the frame based synchronous or plesiochronous network traffic into ATM cells for transport over the asynchronous network and
 10 re-adaptation of the transported traffic to the synchronous or plesiochronous TDM format on egress from the asynchronous network. Within each synchronous network, digital traffic is carried in 64 kbit/s or px64 kbit/s channels which are typically multiplexed into E1 (2048 kbit/s) or T1 (1544 kbit/s) primary multiplexed signals which are in turn multiplexed up into a
 15 variety SDH/SONET higher order multiplexed signals. A suitable TDM/AAL protocol or reference model for use in the network arrangement of figure 1 is illustrated schematically in figure 2.

Referring now to figure 3, this shows in schematic form a preferred
 20 construction of an interface between one or more TDM transport networks and an ATM network. The interface comprises a TDM portion or resource card 31 and an ATM adaptation portion or resource card 32 interconnected via an ATM backplane 33. The TDM portion 31 comprises an SDH/PDH multiplexer/mapper 310, a number of E1/T1 framers 311 coupled to
 25 corresponding ports of the multiplexer/mapper 310 and an adaptation function (RTAAL) 312. Each framer 311 examines the incoming, e.g. 2 Mbit/s, bit stream to determine the framing in E1s or T1s, to terminate the overheads and to identify the time slots. The identified time slots are then mapped into cells
 30 by the RTAAL 312. Each time slot corresponds to a particular byte in a set of cells.

Advantageously, the interface arrangement of figure 2 is provided in the form of an integrated circuit.

The ATM adaptation resource card incorporates an adaptation function (RTAAL) 322 coupled via a set of digital signal processors (DSP) 323 to a structured data transfer function (SDT) 324 and an unstructured data transfer function (UDT) 325.

5

Traffic is carried around in the synchronous network by standard TDM higher order structures, i.e. PDH or SDH. These structures are terminated and the traffic re-multiplexed in the RTAAL upper layer multiplex structure using the pointers and labels before being adapted to ATM.

10

The arrangement of figure 3 provides adaptation of a frame structure of time division multiplexed (TDM) channels into a group of complete ATM cells transmitted each TDM frame period. Each byte of the TDM frame structure is mapped to a particular byte of a particular and identifiable cell of the group of ATM cells.

15

The synchronous primary multiplex signals E1 and T1 are synchronised by terminating their framing signals and overhead bits, and passing their constituent 64 kbit/s basic rate channels or time slots, or sub-rate channels, via a buffer store to the local node clock. Advantageously, adaptation to ATM is performed using AAL-0, that is, using all forty eight payload bytes of each ATM cell for traffic data. In using AAL-0, specific use of the ATM header field is made, adaptation being in effect direct to the virtual path (VP) level. The protocol layers associated with the TDM AAL (ATM adaptation layer) are shown in the reference model of figure 2 described above.

20

25

The signals which the format is intended to support are defined as follows:

- The format is not required to carry directly higher order TDM signals such as SDH STM-1 or PDH E4, T3, or E3. Such higher order signals are first de-multiplexed to their constituent E1/T1 primary multiplex signals.
- As there is a need to carry such higher order TDM signals on internal links, it is possible to adapt such signals to ATM using AAL-0.
- The format is not designed for bulk transparent transport of asynchronous E1s or T1s, as it is assumed that adaptation of asynchronous E1/T1a via

30

AAL-1 for CES will be performed on the same module as TDM interface or multiplex functions.

5 The context of the TDM AAL in the various transport signal layers is shown using an atomic functional model diagram as shown in Figure 4. It will be appreciated that in figure 4, SDH and SONET TDM interfaces are shown for illustrative purposes.

10 Traffic arriving from the TDM domain comprises 64 kbit/s or Px64 kbit/s channels multiplexed in either E1 or T1 primary multiplex signals which are in turn multiplexed in a variety of SDH/SONET or PDH higher order multiplex signals. The E1s and T1s consist of thirty one and twenty four voice/data/signalling time slots respectively, forming a primary digital group, plus overhead, and framing. Each time slot is transmitted in a frame structure
15 once every 125µs (8 kHz). The frame structure of each incoming E1/T1 will in general have its own phase relative to other E1/T1s and the equipment frame reference.

20 A function of the TDM AAL is to transmit synchronised 64 kbit/s channels with the minimum of delay. A number of measures are taken to achieve this, including the use of internal E1 and T1 primary digital groups, byte/channel synchronisation, and time division multiplexing of the internal E1s and T1s in bulk within a single ATM cell stream.

25 In a preferred embodiment, a plurality of 64 kbit/s channels or time slots are multiplexed into a primary digital group consisting of 48 time slots, termed a multiplex group (MG). There is no specific assignment of time slots of externals E1s and T1s to MG time slots. A multiplex group (MG) is mapped directly into an ATM virtual channel (VC) using AAL-0, where all 48 payload
30 bytes carry user data, with the time slot group frame boundary coinciding with the ATM cell boundary. Any particular 64 kbit/s time slot thus occupies a fixed position within the payload area of the ATM cells.

In the TDM AAL, internal E1 and T1 primary digital (time slot) groups are used which correspond closely to external E1s and T1s. The framing bit (193rd bit) of an external T1 is terminated and not passed through so that an internal synchronised T1 consists of purely 24 64 kbit/s channel time slots (effectively 1536 kbit/s). For simplicity an internal synchronised E1 consists of 32 time slots so that although the framing byte in TSO is terminated it may also be passed through if required.

The process of transferring 64 kbit/s time slots from external primary multiplex signals to internal E1/T1s or MGs is known as synchronisation. While not strictly part of the of the TDM AAL, an understanding of this function facilitates the understanding of the format.

Byte Synchronisation:

To minimise the synchronisation delay a process is employed in which the frame phase of each internal E1/T1 corresponds to that of the external E1/T1. The delay due to phase offset associated with frame synchronisation is avoided, and buffering is then limited to absorbing network jitter and wander and cell assembly delay. As a result individual channels no longer occupy fixed positions within the bytes assigned to an internal E1/T1 in the cells carrying the TDM AAL signal. The phase offset to the node frame reference is indicated by a pointer (analogous to an SDH TU pointer for a byte synchronously mapped tributary signal) transmitted at the beginning of the node frame. This process is known as byte synchronisation and is illustrated in Figure 5.

Synchronisation of Frequency Asynchronous (Plesiochronous) E1s and T1s:

Under normal conditions E1s and T1s originating in the same operator's network will be frequency synchronous (homochronous) with the equipment node. However, E1s and T1s originating in a different operator's network with a different primary reference clock will in general have a small continuous frequency difference from that of the node ($D_{\max} = \pm 2 \times 10^{-11}$) (plesiochronous). Under fault conditions this may become much worse. For example, a G.812

clock (stratum 2) may default to $\pm 10^{-6}$, or in the worst case a E1 or T1 could be transmitted at ± 50 ppm. Such a frequency difference results in a continually changing phase offset.

- 5 With the above described byte synchronisation, a changing phase offset can be accommodated by changing the pointer value. Unlike byte synchronous mapping in SDH, there are no justification opportunity bytes. As a pointer value changes (by ± 1) from one node frame to the next, a byte of one channel/time slot must be removed or repeated, i.e. controlled byte or octet
- 10 slips, as shown in Figure 5. A continuous frequency offset will result in each channel being slipped in turn, producing the same long term slip rate per channel as for the frame synchronisation case. The process of slipping will in general be needed to centralise the fill of buffer stores at start-up and after a E1/T1 frame re-alignment (e.g. after a transmission fault).

15

Synchronisation of Plesiochronous E1s and T1s with Px64 kbit/s Services:

- There is a general requirement for 64 kbit/s services to preserve time slot or octet sequence integrity. For Px64 kbit/s services time slot sequence integrity
- 20 includes preserving the order of the P bytes of each 125 μ s frame. Furthermore, for Px64 kbit/s 8 kHz structured services (P= 2, 6, 24, 30, or N contiguous time slots in a frame) the requirement in ITU-T recommendation I231[9] is to preserve 125 μ s frame and the next set of P bytes must be preserved.

25

- Byte synchronisation causes bytes of different E1/T1 frames to be transmitted in the same node frame because of the arbitrary input phase alignment. With certain designs of time slot interchanger implementing a 64 kbit/s switch, this could result in the loss of time slot sequence integrity of Px64 kbit/s channels,
- 30 as can be seen in Figure 5.

We have found that loss of time slot sequence integrity can be avoided whilst still achieving minimum delay by ensuring that P bytes of an incoming E1/T1

frame are transferred to the same node frame in the following manner. Since the group of P bytes is specified (in ITU-T recommendation G.704) to be contiguous in an E1 or T1 frame, if the position in the frame and value of P were known for each Px64 kbit/s channel they could be slipped by the number
 5 bytes of the channel in a frame (P bytes) at a time, and the pointer value changed by $\pm P$ bytes. This could be termed channel synchronisation rather than byte synchronisation. With single 64 kbit/s channels; and frame synchronisation is a simpler solution than channel synchronisation.

10 **Primary Multiplex Groups:**

For maximum flexibility, internal E1s and T1s are grouped in primary multiplex groups (PMG). A PMG-21 can contain either 3xE1s or 4xT1s and is analogous to an SDH TUG-2 or a T2 (6312 kbit/s). The E1s/T1s are byte interleaved in the PMG. The PMG-21 thus comprises $3 \times 32 = 4 \times 24 = 96$ bytes/125 μ s.

15 PMG-21s are used when interfacing to TUG structured SDH/SONET signals and North American PDH signals.

Advantageously, to improve bandwidth efficiency of the TDM AAL when interfacing with European PDH aggregate signals, a PMG-22 containing 4E1s,
 20 analogous to an E2 (8448 kbit/s), is used consisting of $4 \times 32 = 128$ bytes/125 μ s.

Secondary Multiplex Signals:

PMGs are multiplexed to form a secondary multiplex signal (SMS) by byte
 25 interleaving. When interfacing with an STM-1 SDH signal an SMS comprising 21xPMG-21s ($21 \times 96 = 2016$ time slots) equivalent to 63E1s or 84T1s is required. When interfacing with a T3 or SONET STS-1 signal an SMS comprising 7xPMG-21s ($7 \times 96 = 672$ time slots) equivalent to 28T1s (or 21E1s) is required. When interfacing to an E4, which may be embedded in an STM-1,
 30 an SMS with 16xPMG-22s ($16 \times 128 = 2048$ time slots) equivalent to 64E1s is required; while for interfacing to an E3, which may be embedded via VC-3 or VC-2 in an STM-1, an SMS with 4xPMG-22s ($4 \times 128 = 512$ time slots) equivalent to 16 E1s is required.

It is not anticipated or envisaged that PMG-21s and PMG 22s will need to be mixed in an SMS. The multiplexing of E1s and T1s via PMGs into an SMS is illustrated in Figure 6.

5 E1/T1 Offset Pointers:

The pointer carrying the frame phase offset for each internal E1 or T1 is placed in a pointer byte. The pointer bytes of each PMG are assigned to a set of 4 bytes in the order of the E1/T1s in the PMG, and the N sets of 4 bytes for NxPMGs are byte interleaved into 4xN bytes at the start of the SMS frame, as shown in Figure 6. When a PMG-21 carries 3 E1s the first byte of 4 is not used but set to the value 24 (decimal) which would be invalid for a T1.

Within each pointer byte the pointer value is transmitted in a five bit field and indicates the number of the first time slot of the E1/T1 transmitted in the node 125 μ s frame. The other three bits are used for pointer byte parity, an optional multi-frame indication bit, and a bit reserved for future use. Pointer parity is mandatory and is specified to be odd parity over the whole byte, that is the parity bit is adjusted to ensure an odd number of Ones taking into account all eight bits of the byte including the parity bit itself. Multi-frame indication is reserved for use with sub-rate channels, i.e. 32 kbit/s, 16 kbit/s, and 8kbit/s. The bit is toggled to produce an even mark-to-space ratio signal at the sub-rate byte frequency. When not used, i.e. for 64 k/bits, the bit is set to a default value of zero and ignored at the receiving end. The reserved bit is also set to zero and ignored at the receiving end.

The preferred format of pointers for primary multiplex groups 21 and 22 is shown by way of example in Figure 7

A slip must be co-ordinated with a pointer change. A pointer change is simply indicated by sending the new value. For internal equipment SI-x links, in contrast to SDH, no elaborate pointer protection is deemed necessary. The only error protection is the general SI-x cell error check (CEC) and the pointer parity. If these are good the new value can be assumed correct.

There is no fundamental requirement as to how often the pointers need be sent. For simplicity and the minimum slip waiting time the pointers should preferably be sent every 125 μ s frame. However, in some applications, e.g. to provide a minimum bandwidth option for when delay is deemed not critical, it is possible to not send the pointers at all, the pointer values being fixed by default at zero corresponding to frame synchronised E1/T1s and CMGs.

Adaptation to ATM:

The TDM AAL signals are adapted to ATM using AAL-0, i.e. using all 48 cells payload bytes. Furthermore an integral number of cells is transmitted every 125 μ s frame.

PMG-21s have 96 bytes, equivalent to 2x48 byte cell payloads, and so the bytes of NxPMG-21s in an SMS frame occupy exactly 2xN cells/125 μ s. PMG-22s have 128 bytes and so the bytes of NxPMG-22 in an SMS frame will not in general map exactly into an integral number of 48 byte cell payloads. Instead, the cell containing the end of the bytes of the PMG-22s in a frame is padded with dummy bytes to obtain an integral number of cells per 125 μ s.

Each cell containing E1/T1 time slots (in PMGs) per 125 μ s is given its own VCI, numbered from 64(decimal) up. This numbering provides a sequence number. They are given a common VPI so that Nx48 time slots can be transmitted and switched together as a single high bandwidth cell stream with minimal inter-cell period and CDV, thus minimising buffering requirements and consequently reducing delay.

A CMG is mapped directly into an ATM VC with a particular VCI using AAL-0 with the time slot group frame boundary coinciding with the ATM cell boundary. A set of multiplex groups (MGs) in an SMS have virtual channel indicators (VCI) numbered from 64(decimal) up and a common VPI. The adaptation of an SMS with 14 MGs is shown by way of example in Figure 8.

Additional MGs following PMGs are adapted to a VC with cell transmitted each 125µs. these cells have the same VPI as the PMG VCs but their own VCI numbered from $64+48 = 112(\text{dec})$ up.

- 5 The pointers and label field are adapted to a separate AAL-0 cell or cells which are transmitted ahead of the traffic cells of each frame. They are given the same VPI as the PMG cells of the SMS, but readily distinguishable VCIs: 128(decimal) up. This facilitates the avoidance of the need for sending the pointer cells every 125µs frame if these are not required, i.e. in those systems
- 10 which are frame aligned to the node. Without pointer cells, a PMG based TDM AAL signal is indistinguishable from a MG based signal (the only difference may be in the assignment of time slots). The label field plus the pointers of up to 11 PMGs can be fitted into one pointer cell ($4+11 \times 4=48$ bytes), while for 12-23 PMGs two pointer cells are needed. The last pointer cell is padded with
- 15 dummy bytes as required to create an integer number of pointer cells per SMS frame.

- To be fully compatible, a further form of elementary sequence number may be added by toggling the ATM User-to-User bit (AUU) in PTI field of the ATM
- 20 header (octet 4, bit 2) at the start of every 125µs SMS frame, for all the cells in that frame.

- The adaptation of an SMS with twenty one PMG-21s for time slots from a TUG structured SDH/SONET signal and an SMS with sixteen PMG-22s for time
- 25 slots from an E4 is shown by way of example in Figure 9.

ATM Multiplexing of TDM AAL Signals:

- At a module with a given capacity, e.g. an AVJ module, TDM traffic can come from a single TDM interface e.g. STM-1, in the form of a single SMS with many
- 30 PMGs, or from several smaller capacity TDM interfaces in the form of several SMSs, each with a smaller number of PMGs. The SMS having been adapted to ATM in the form of a VP can be "statistically" multiplexed at the ATM level in a cell router/switch between the TDM interface modules and the other module.

The VP or VPs of the TDM AAL will be multiplexed at the ATM cell level with other VP/VCs for control traffic and idle cells to fill the bandwidth of the link.

5 The adaptation of three SMSs with seven PMG-21s for time slots from three T3s is shown by way of example in Figure 10. The adaptation of four SMSs with four PMG-22s for time slots from four E3s is shown in Figure 11.

10 Some modules, e.g. the AVJ may require to receive the channels in a RDM AAL signal in a controlled phase relative to the node frame phase. This means the corresponding transmitting module must generate SMS frames in a phase sufficiently advanced relative to the receiving end to allow for link delay and CDV due to ATM cell multiplexing. For example, to receive four SMSs of four PMG-22s (11 cells/125 μ s) a module needs to accommodate four VPs each with a CDV of up to 12 μ s.

15 Although the exemplary system and method have been described above with particular reference to SDH protocols and terminology, it will of course be understood that the techniques described herein are equally applicable to SONET based systems.

20 It will also be understood that the above description of a preferred embodiment is given by way of example only and that various modifications may be made by those skilled in the art without departing from the spirit and scope of the invention.

25